

**METHOD FOR PREVENTING REGULATED SUPPLY UNDERSHOOT  
IN STATE RETAINED LATCHES OF A LEAKAGE CONTROLLED SYSTEM  
USING A LOW DROP OUT REGULATOR**

5

**Background of the Invention**

1. Field of the Invention

This invention relates generally to state retained latches, and more particularly to a technique for preventing regulated supply undershoot in state retained latches of a leakage controlled system, using a low drop-out regulator.

10 2. Description of the Prior Art

Dynamic voltage and frequency scaling (DVFS) is frequently employed to reduce power consumption in state retained latches in active mode, and to reduce leakage currents in sleep mode. In sleep mode, the drain-source voltage of the retained latch 15 transistors can be lowered to reduce the electric fields and hence reduce the leakage. The associated system/chip may however, not be completely off, and any related rudimentary logic, latch data and static random access memory (SRAM) need to retain their values. Any undershoot transient in the dynamically varied voltage therefore, may cause un- 20 reliable state retention, and therefore is undesirable. Sense amplifier circuit techniques are known for preventing regulated supply undershoot in state retained latches of a leakage controlled system. Such techniques are disadvantageous in that they consume undesirable amounts of power, consume undesirable amounts of die area, and are often difficult to implement.

25

In view of the foregoing, a need exists for a technique for preventing regulated supply undershoot in state retained latches of a leakage controlled system without use of sense amplifier circuits.

30

### **Summary of the Invention**

To meet the above and other objectives, the present invention provides a technique for preventing regulated supply undershoot in state retained latches of a 5 leakage controlled system, using for example, a low drop-out (LDO) regulator. A leakage control LDO is enabled in sleep mode to supply a voltage (sleep voltage) that is below the core voltage of active operation, but that is high enough to allow state retention in the SRAM and latches in the logic (System). To prevent an undershoot during the transient settling of the LDO, the voltage reference input of the regulator (which is also at 10 the sleep voltage in sleep mode) is pre-charged with a switch to the higher core voltage when the System is in active mode. A capacitor from the reference pin of the LDO to ground is used to store the charge and add a time constant. Hence, the output voltage of the LDO is at the core voltage because the reference is at the core. When the System enters sleep mode, the LDO is enabled. Because of the capacitor at the LDO input 15 reference pin, there is a slow discharge to the desired sleep voltage of the reference pin. During that slow discharge, the output of the LDO goes through its transient phase, undershoots at a voltage higher than the sleep voltage and hence reliable retention voltage, and then settles to the discharging reference voltage value. As the reference voltage slowly reaches its sleep voltage value, so does the output of the LDO. This 20 occurs smoothly and without undershoot.

Any voltage source (linear or switched, etc.), including an LDO, can be used to implement the invention, so long as the voltage source depends on a reference voltage including a decay to resolve the undesirable undershoot.

25

According to one embodiment, a method for preventing regulated supply undershoot in state retained latches of a leakage controlled system comprises the steps of: providing a leakage control voltage source configured to supply a sleep voltage level below an active operation core voltage level and above a predetermined minimum 30 level during a sleep mode, such that the sleep voltage is high enough to allow logic device state retention in the leakage controlled system; and

5 biasing the voltage source via a reference voltage, wherein the reference voltage is provided via a charge storage device that is pre-charged to the active operation core voltage level when the system is in its active mode, such that when the system enters its sleep mode, the reference voltage slowly discharges to the sleep voltage level, and further such that when the system enters its sleep mode, the output of the voltage source goes through its transient phase and undershoots at a voltage level higher than the sleep voltage before finally settling to the sleep voltage level.

10 According to another embodiment, a method for preventing regulated supply undershoot in state retained latches of a leakage controlled system comprises the steps of:

providing means for supplying a sleep voltage level below an active operation core voltage level and above a predetermined minimum level during a sleep mode, such that the sleep voltage is high enough to allow logic device state retention in the leakage controlled system; and

15 biasing the sleep voltage level supplying means via a reference voltage provided by a charge storage device that is pre-charged to the active operation core voltage level when the system is in its active mode, such that when the system enters its sleep mode, the reference voltage slowly discharges to the sleep voltage level, and further such that when the system enters its sleep mode, the output of the sleep voltage level supplying means goes through its transient phase and undershoots at a voltage level higher than the sleep voltage before finally settling to the sleep voltage level.

20 According to yet another embodiment, a leakage control voltage source is configured to prevent regulated supply undershoot in a leakage controlled system and to supply a sleep voltage level below an active operation core voltage level and above a predetermined minimum level during a sleep mode, such that the sleep voltage is high enough to allow logic device state retention in the leakage controlled system.

25 According to still another embodiment, a leakage control voltage source is operational in response to a reference voltage to prevent undesirable regulated supply undershoot in a leakage controlled system and to supply a sleep voltage level below an

active operation core voltage level and above a predetermined minimum level during a sleep mode, such that the sleep voltage is high enough to allow logic device state retention in the leakage controlled system.

**Brief Description of the Drawings**

Other aspects and features of the present invention and many of the attendant advantages of the present invention will be readily appreciated as the invention becomes 5 better understood by reference to the following detailed description when considered in connection with the accompanying drawings in which like reference numerals designate like parts throughout the figures thereof and wherein:

Figure 1 is a schematic diagram illustrating a circuit for preventing regulated 10 supply undershoot in state retained latches of a leakage controlled digital base band system using a low drop-out regulator;

Figure 2 is a more detailed schematic diagram illustrating the low drop-out circuit 15 shown in Figure 1;

Figure 3 is a more detailed schematic diagram illustrating the regulator shown in Figure 2; and

Figure 4 is a waveform diagram illustrating DC simulation results of the 20 undershoot control system depicted in Figures 1-3.

While the above-identified drawing figures set forth particular embodiments, other embodiments of the present invention are also contemplated, as noted in the discussion. In all cases, this disclosure presents illustrated embodiments of the present 25 invention by way of representation and not limitation. Numerous other modifications and embodiments can be devised by those skilled in the art which fall within the scope and spirit of the principles of this invention.

**Detailed Description of the Preferred Embodiments**

Looking now at Figure 1, a schematic diagram illustrates a circuit for preventing regulated supply undershoot in state retained latches of a leakage controlled digital base band (DBB) system 10 using a low drop-out (LDO) regulator 12. A leakage control LDO 12 is enable in sleep mode to supply a voltage (sleep mode) 14 that is below the core voltage of active operation, but is high enough to allow state retention in the SRAM and latches in logic (DBB system 10). The low voltage 14 reduces the electric field across the drain-source junctions of the transistors inside modules 1, 2 and 3 shown in Figure 1, effectively reducing leakage. These transistors could be shown as, for example, but not limited to, simple pmos/nmos inverters in parallel with the capacitors depicted within modules 1, 2 and 3 to implement switches that connect/disconnect the LDO 12 when the system 10 transitions from SLEEP to ACTIVE respectively. The low voltage 14 however, must not dip below a determined value; otherwise the data retention may not be reliable.

Moving now to Figure 2, a more detailed schematic diagram illustrates the low drop-out regulator 12 shown in Figure 1. The voltage reference input 22 of the regulator 12 (which is also at the sleep voltage 14 in sleep mode) is pre-charged with a switch 24 to the higher core voltage when the DBB system 10 is in active mode in order to prevent an undershoot during the transient settling of the LDO 12.

Figure 3 is a more detailed schematic diagram illustrating the regulator error amplifier 30 shown in Figure 2. A capacitor 26 from the reference pin of the LDO 12 to ground is used to store the charge and add a time constant. Therefore, the output voltage 14 of the LDO 12 shown in Figures 1-2 is at the core voltage because the reference input 22 is at the core voltage. When the DBB system 10 enters the sleep mode, the LDO 12 is enabled. Because of the capacitor 26 at the LDO 12 input reference pin 22, there is a slow discharge to the desired sleep voltage of the reference pin 22. During that slow discharge, the output of the LDO 12 goes through its transient phase, undershoots at a voltage higher than the sleep voltage and hence reliable retention voltage, and then settles

to the discharging reference voltage. As the reference voltage slowly reaches its sleep voltage value, so does the output of the LDO 12. This occurs smoothly and without undershoot.

5       Figure 4 is a transient response waveform diagram illustrating DC simulation results of the undershoot control system depicted in Figures 1-3.

In view of the above, it can be seen the present invention presents a significant advancement in the art of preventing regulated supply undershoot. Further, this invention  
10      has been described in considerable detail in order to provide those skilled in the low drop-out regulator art with the information needed to apply the novel principles and to construct and use such specialized components as are required. In view of the foregoing descriptions, it should further be apparent that the present invention represents a significant departure from the prior art in construction and operation. However, while  
15      particular embodiments of the present invention have been described herein in detail, it is to be understood that various alterations, modifications and substitutions can be made therein without departing in any way from the spirit and scope of the present invention, as defined in the claims which follow. For example, although various embodiments have been presented herein with reference to particular transistor types, the present inventive  
20      structures and characteristics are not necessarily limited to particular transistor types or sets of characteristics as used herein. It shall be understood the embodiments described herein above can easily be implemented using many diverse transistor types so long as the combinations achieve prevention of regulated supply undershoot, according to the inventive principles set forth herein above.